\n"); } else { header("Content-type: text/html; charset=utf-8"); } ?> UP3 I/O Pins

Buttons, Switches, and LEDs

The Cyclone EP1C6Q240C8 FPGA on the UP3 Logic Kit has four “dip” switches in a block marked SW3 (SW3.1, SW3.2, SW3.3, and SW3.4), four push buttons (SW4, SW5, SW6, and SW7), and four LEDs named D4, D5, D6, and D7.

The dip switches generate logic “1” when pushed to the ON position; the push buttons generate logic “0” when pressed, and the LEDs turn on when their pins are at logic “0”. The following table shows which FPGA pin numbers are connected to these twelve devices:

The frequencies of the three clock signals depend on the configuration of some jumpers on the board. The 48 MHz clock on pin 29 is a default setting; the other two clocks have no default values.

ConnectionFPGA Pin
CLK 1: 48 MHz or 14.318 MHz PIN_29
CLK 3: 3.33 MHz or 4.318 MHzPIN_152
CPU Clock: 66 MHz or 100 MHzPIN_153
SW3.1PIN_58
SW3.2PIN_59
SW3.3PIN_60
SW3.4PIN_61
SW4PIN_48
SW5PIN_49
SW6PIN_57
SW7PIN_62
D4PIN_56
D5PIN_55
D6PIN_54
D7PIN_53